

Tungsten Oxide-based Resistive Memory

Maxwell Weiss, Jordan Beverly, Dr. Ying-Chen Chen School of Informatics, Computing, and Cyber Systems

College of Engineering, Informatics, and **Applied Sciences**

Among the various emerging memories, resistive random-access memory (RRAM) has attracted much attention owing to the ultrahigh scalability, nondestructive sensing, simple structure, and low power consumption. The purpose of this project is to develop an emerging memory device which enable storage and high operation speed for the demands of current computing applications in the area of microelectronics. A Tungsten Oxide (WO_x) -based RRAM with Indium Tin Oxide (ITO) electrodes is presented in this work. The WOx active layer thickness was the key analysis parameter. Moreover, its endurance and retention abilities are investigated as well as device-to-device variation. In addition, UV-visible spectroscopy was utilized to study the optical properties of WO_x -based RRAMs.

> [1] W. -C. Chien et al., "Multi-level 40nm WOX resistive memory with excellent reliability," 2011 International Electron Devices Meeting, 2011, pp. 31.5.1-31.5.4. [2] W. C. Chien et al., "A forming-free WOx resistive memory using a novel self-aligned field enhancement feature with excellent reliability and scalability," 2010 International Electron Devices Meeting, 2010, pp. 19. [3] Ting-Chang Chang, Kuan-Chang Chang, Tsung-Ming Tsai, Tian-Jian Chu, Simon M. Sze, Resistance random access memory, Materials Today, Volume 19, Issue 5, 2016, Pages 254-264.

Abstract

Approach

Electrical Results

Conclusion

In this work, a WO_3 RRAM device with ITO electrodes fabricated by electron beam physical vapor is presented. We fabricated identical structures with multiple WO_3 thicknesses and compared their characteristics. First, the Set/Reset voltages are between +/- 1 Volt, which would keep the switching power of the device relatively low if it weren't for the low resistance. Next, a wide range of resistance states is shown at each thickness, with the largest variation shown in the 50 nm device. The LRS is on the order of hundreds of Ohms while the HRS is on the order of thousands of Ohms. The memory window is on the order of $10¹$ to $10²$. A key trend is an inverse relation between Reset voltage and memory window with WO³ thickness. As shown in figure 11, the devices suffer from poor data retention, within an hour the resistance state can vary greatly. However, this structure shows good endurance for 200 DC memory cycles (figure 10). In addition, UV-Visible spectroscopy was utilized to extract the band gap of our WO³ (3.3eV), which is typical for room temperature deposited WO_3 .

References

• Optical data is extracted with Jasco J-815 Figure 2: Fabrication Procedure Spectrometer

[4] C. -H. Pan et al., "Ultralow Power Resistance Random Access Memory Device and Oxygen Accumulation Mechanism in an Indium–Tin-Oxide Electrode," in IEEE Transactions on Electron Devices, vol. 63, no. 12, pp. 4737-4743, Dec. 2016

Acknowledgments

Principal Advisor: Dr. Ying-Chen Chen - Semiconductor and Device Research Lab Capstone Advisors: Dr. Robert Severinghaus, GTA Mahsa Keshavarz Other Contributors: Dr. John Gibbs, Dr. Sumant Sarkar, John Castaneda

Methods

Plasma Clean Glass w/

Indium Tin Oxide (ITO) **Coated Substrate**

Deposit Tungsten

Trioxide $(\overline{W0}_3)$

 $[50, 100, 200]$ nanometers]

Pattern device features

by shadow mask

[25um, 50um, 100um,

200um, 400um]

Deposit ITO Top

Electrodes [150

nanometers]

Lift-off shadow mask

• Films are deposited by electron beam physical

vapor deposition with oxide pellets.

• Electrical data is extracted with Keysight

B1500a Semiconductor Device Analyzer

Figure 3: Probing Diagram and Device Side

Crystalline ITO

Glass

Conductive Filaments

<u>၀,၀,၀,၀,၀,၀,၀,၀,၀,</u>၀

View with Physical Model

Figure 4: Physical Vapor Deposition Chamber

Figure 5: Top-Down View from Probe Station CCD. This view shows (from top to bottom) the 50um and 25 um Circle, and the 400 um, 200um, 100um, and 50um square feature sizes

Figure 6: Current vs Voltage with Order of Voltage Sweeps

Figure 7: Median Set/Reset Voltages vs. Thickness Figure 8: Median High/Low Resistance States

The majority of operation voltages lie within the $+/-1$ V region. The variation in the high resistance state of the 50 nm device is the greatest among the three thicknesses. However, the best memory window is also seen in the 50 nm thickness. The only thickness that has overlapping resistance state box plots is the 200nm device, which makes the HRS/LRS ambiguous. High endurance is demonstrated by 200 DC memory cycles with no data drift. Retention characteristics require further investigation, but the two devices shown demonstrate the stochastic variation of state over a 1 hour period.

Figure 9: Median Memory Window vs. Thickness

Figure 11: Retention After Programming

Figure 10: Endurance for 200 DC memory Cycles

Figure 12: Endurance for 200 Cycles

Figure 14: Flexible Substrate electronic devices. One promising application of these memory devices is flexible memory. We have fabricated a flexible substrate, which enables the use of our technique for a planar deposition but will not be bound by a rigid substrate. This provides an opportunity to develop onboard memory for flexible electronic devices.

We began with nickel/WO_x/nickel device structure, but these devices did not meet standards. We fabricated our next round of devices with ITO electrodes, and they performed much better. After testing the low endurance cycling, we tested endurance and retention characteristics. Finally, we investigated tertiary applications and optical properties.

Oxygen Ions

Amorphous ITO

+Voltage

First, the oxygen ions and corresponding vacancies are generated through a high voltage stress called electroforming, which leaves the device in the low resistance state (LRS). Next, the first reset voltage sweep (-6V) occurs and the oxygen returns to rupture vacancies, leaving the device in the high resistance state (HRS). Then, the set sweep $(+2V)$ occurs, and liberated oxygen drifts to the ITO electrode once again, returning the device to LRS. The subsequent reset cycles are -3V sweeps. Finally, this memory switching process is repeated for 20 cycles.

 $rac{6}{60}$ -0.4 $\sum_{n=1}$ -0.8

- 1. Measured transmittance from visible to UV wavelengths.
- 2. Extracted absorption coefficient from transmittance.
- 3. Used Tauc's relation to construct a Tauc Plot.
- 4. Fitted linear region of Tauc Plot to an equation and extracted.

Figure 1: Research Progression Flowchart

Ground

Future Work

2021-2022